


ORDER NO. VED88090091G1

Technical Guide

Vol. 1
chassis No. Q10

Color Video/Data Projector

Model No. **PT-105**



Data Master

© Matsushita Electric Industrial Co., Ltd.
All rights reserved. Unauthorized
copying and distribution is a violation of law.

Panasonic

Video Equipment Division
Matsushita Electric industrial Co., Ltd.

Table of Contents

OVERALL BLOCK DIAGRAM3
I. OPTICAL SYSTEM AND CHASSIS DESIGN.	4 ~ 7
1. PT-105 Chassis Layout Diagram4
2. Features of Chassis Design.4 ~ 7
II. SIGNAL CIRCUITS	7 ~ 30
1. Input Signal Types.7, 8
2. Input Signal Processing (Interface) Circuit (T-Board)8 ~ 15
(1) Block Diagram8
(2) RGB Decoder (Supports RGB2 Input).9
(3) SYNC Signal Polarity Discrimination and Conversion Circuits9 ~ 11
(4) D/A Conversion Circuit11, 12
(5) RGB1/RGB2 Signal Select Circuit12
(6) G/SYNC Mode Discrimination Circuit13
(7) Line /Y SYNC Select Circuit13, 14
(8) RGB1/RGB2 SYNC Select Circuit14, 15
(9) Audio Circuit15
3. 4-System Video Signal Processing Circuit (A-Board).15 ~ 21
(1) Block Diagram15
(2) Comb Filter and Signal Switching Circuits16
(3) Line Input Signal/S-Video Signal Select Circuit17, 18
(4) Y Signal Delay Circuit (4.43 MHz Trap Circuit).18
(5) Contour Correction Circuit19, 20
(6) Color Noise Reduction (CNR) Circuit20, 21
4. Video (RGB) Signal Processing Circuit (B-Board).21 ~ 30
(1) Block Diagram21
(2) RvGvBv/RGB/Test Signal Select Circuit.22
(3) Shading Correction Circuit22, 23
(4) Test Pattern Generator Circuit.23 ~ 25
(5) Clamping Pulse Generation Circuit26, 27
(6) H-BLK and V-BLK Pulse Generation Circuits27, 28
(7) Blankout Circuit29
(8) Cutoff Circuit.29, 30
(9) ABL Circuit30
III. VELOCITY MODULATION (VM) CIRCUIT31
IV. CONVERGENCE CIRCUIT (C-Board)32 ~ 45
1. Convergence VRs and Their Locations.32
2. Dynamic Convergence VRs and Their Functions32, 33
3. Dynamic Convergence Adjustment Procedures33
4. Test Patterns for Convergence Adjustment34
5. Configuration of Convergence Circuit (C-Board)34
6. Block Diagram of Convergence Correction Circuit35 ~ 38
7. Fundamental Wave Generation and Stabilization Circuit39 ~ 41
8. Fundamental Wave Dividing Circuit42, 43
9. Control Circuit43 ~ 45

V. HORIZONTAL DEFLECTION CIRCUIT (D-Board)	46 ~ 52
1. Block Diagram	46
2. Automatic Synchronization Circuit (RGB1 & RGB2 Modes)	46 ~ 48
3. Driving Circuit	48, 49
4. Amplitude Control Circuit	49, 50
5. Keystone Correction Circuit	50, 51
6. Horizontal Linearity Correction Circuit	51
7. Protection Circuit	52
8. Control VRs.	52
VI. VERTICAL DEFLECTION CIRCUIT (A-Board)	53 ~ 57
1. Block Diagram	53
2. SYNC Separation and Synchronization Circuits.....	53, 54
3. Vertical Sawtooth Generation Circuit	55
4. Vertical Pulse Amplification Circuit	56
5. Vertical Deflection Output Circuit	56, 57
6. Protector Circuit.....	57
VII. HIGH VOLTAGE CIRCUIT (E-Board)	58 ~ 61
1. Block Diagram	58
2. Overview of High Voltage Circuit	58
3. Power Limiter Circuit and Down Chopper Circuit	59 ~ 61
VIII. POWER SUPPLY CIRCUITS (K-, P1-, P2-, P3-Board).....	61 ~ 64
1. Block Diagram	61
2. Features	62
3. Switching Converter Circuit (IC9101)	62
4. Switching, Driving and Output Circuits	62, 63
5. Protection Circuit	63, 64
6. Listing of +B Line Voltage by Circuits.....	64
IX. FLOW CHART FOR TROUBLE SHOOTING.....	65 ~ 71
1. Power Supply	65 ~ 68
2. Signals.	69
3. Horizontal and Vertical Deflections	70, 71
4. High Voltage	71
X. SCHEMATIC DIAGRAM	72 ~ 100

⚠ WARNING

This service literature is designed for experienced repair technicians only and is not designed for use by the general public. It does not contain warnings or cautions to advise non-technical individuals of potential dangers in attempting to service a product. Products powered by electricity should be serviced or repaired only by experienced professional technicians. Any attempt to service or repair the product or products dealt with in this service literature by anyone else could result in serious injury or death.

OVERALL BLOCK DIAGRAM




Fig. 1

I. OPTICAL SYSTEM AND CHASSIS DESIGN

1. PT-105 Chassis Layout Diagram




Fig. 2

2. Features of Chassis Design

- (1) New optical system incorporating optical coupling technology.

Silicon gel is sealed in at the coupling of the CRT and lens assembly to eliminate a layer of air that would otherwise be created between the CRT and lens assembly, thereby significantly reducing the reflection of unnecessary light. The result of this measure is to achieve a 2-fold increase in contrast ratio compared to conventional designs. (Refractive indexes of silicon gel and CRT glass are nearly equal.)

- (2) Use of chromatic aberration correction hybrid lens assembly.

The lens assembly consists of three glass lenses and two plastic lenses. The three glass lenses provide correction of chromatic aberration on blue color, thereby enabling increased clarity.

(Glass lenses can be made to have almost identical refractive index. This is practically impossible for plastic lenses because of inherent characteristics of the material.)

Configuration of lens assembly




Fig. 3

(3) The lens assembly is designed (and guaranteed) so that the same unit can be used for 60 ~ 120 inch projection sizes (except for (A) in above diagram).

(4) High-density component packaging techniques are used to achieve compact chassis design.

- Double stacking of printed circuit boards (PCB) and use of standing type of PCBs.

(5) Improved serviceability

- ① 2-position open/close mechanism for A-, B-, C- and D-board.




Fig. 4

Use of 2-position open/close mechanism as shown at left which enables the inspection and servicing from both sides of the PCB.

Note: The locking arm must be set straight.

- ② Temporary setting mechanism on P-board for inspection and servicing.





Fig. 5

Temporary setting position of P-board for inspection or service.

- ③ Temporary setting mechanism on E-board for inspection or service.



Temporary setting position of P-board for inspection or service.

Fig. 6

- ④ Ease of optical block (CRT and lens assembly) replacement.

- The optical block is designed in such a way that it can be replaced by working from one direction only as shown below.




Fig. 7

Note: Screws on top and bottom need not be removed.

(6) Variable projection size

There are two types of PT-105, each supporting different ranges of projection sizes. The ranges and

method of projection size variations are as shown below:

	72 INCH TYPE			120 INCH TYPE		
SUPPORTED RANGE (INCHES)	60°~79°			80°~120°		
* SET UP ANGLE (3-POSITION) MARKING	60	70	79	80	100	120
* INCH SIZE RANGE FOR EACH SET UP ANGLE	60°~64°	65°~74°	75°~79°	80°~89°	90°~109°	110°~120°

* set up angles are marked as 60, 70 and 79 or 80, 100 and 120 on the CRT holding stay.

- (7) Illumination on the user control and dynamic convergence adjustment controls.

To enable adjustment of the user control and dynamic convergence adjustment controls, illumination is provided. When opening the door illumination switching ON.

- (8) Display sheet for convergence adjustment guidance.

Pictorial guidance is provided on a sheet that is placed on the dynamic convergence adjustment control block.

- (9) Improved ceiling mounting

For easier ceiling mounting, the following parts have been redesigned (from PT-101, Series).




Fig. 8

STOPPER WASHER




Fig. 9

II. SIGNAL CIRCUITS

1. Input Signal Types

- (1) S-VIDEO inputDIN 4P (Y signal 1Vp-p C signal 0.285Vp-p)

- (2) LINE input BNC 1 ± 0.3Vp-p

* LINE output BNC

(75Ω termination resistor ON/OFF switching function is built-in within BNC, and 75Ω is opened circuit when BNC is inserted → Auto-termination)

- (3) RGB1 inputBNC

(analog) (Color signal: 0.7Vp-p, positive polarity; SYNC signal: 0.3 ~ 4.0 Vp-p, negative polarity)


Input signal composition



Notes:

A. Composite video signal can also be inputed to the H/V input terminal.


B. 75Ω termination



- (3) R, G/SYNC, B

Notes:

A. G/SYNC signal:



B. The G/SYNC mode determination is made by an internal discrimination circuit, specifically by detecting the presence or absence of the SYNC signal in the input to the H. H/V terminal.

(Note that G/SYNC will not occur if there is an input signal to the H. H/V input terminal.)

- (4) RGB2 inputD sub 9 pin

(TTL)

Color switch

8 colors → R, G, B, H, V

16 colors → R, G, B, I, H, V

64 colors → R, G, B, R', G', B', H, V

(Regardless of the input SYNC signal's polarity [i.e., positive or negative], the set automatically determines the polarity and enable input.)

AUTO → Automatic determination of the 16-color color graphic adapter (CGA) or the 64-color enhanced graphic adapter (EGA).

* **Automatic determination of 16-colors or 64-colors**

As shown below, CGA and EGA have opposite V. SYNC polarities, and this difference is used for color type determination.

CGA and EGA output modes		
	H. SYNC	Positive polarity
CGA		
	V. SYNC	Positive polarity
EGA	H. SYNC	Positive polarity
	V. SYNC	Negative polarity

Note: In the 16-color/CGA mode, display color will be brown (for IBM specification; yellow in general cases) when input conditions are R=1, G=1, I=0, and B=0. To change to yellow display, (1) connect the I signal from personal computer (PC) to D sub 9 pin's ②/R', ⑥/G' and ⑦/B' in parallel and (2) set the color switch to the 64-color position.

2. Input Signal Processing (Interface) Circuit (T-Board)

(1) Block Diagram




Fig. 10

(2) RGB decoder (supports RGB2 input)

A. Function

IC1004 is a logic circuit, and it generates for each input signal 2 bit level signal (H or L) output for each color. The following summarizes the relations between the input and output signals:

Note: The output marked asterisk (*) is L level when R=1, G=1, I=0 and B=0.

Which ever color output will be determined by the control levels (H or L) that are inputed to pins ⑦ and ⑧ on IC1004. The following table summarizes the results:





Fig. 11

	8 COLOR	16 COLOR	64 COLOR
⑦ M1	H	L	L
⑧ M0	L	(L)	(H)

Discrimination between 16 color/CGA and 64 color/EGA is made by the input level (L or H) to pin ⑧.
(Automatic discrimination)

(3) SYNC signal polarity discrimination and conversion circuits

Basic circuitry



The basic circuitry consists of an EX-OR circuit and an integrator circuit made of R1 and C1, as shown above.

Fig. 12

B. Circuit Operation




Fig. 13

Input SYNC signal polarity conversion

V. SYNC component of RGB2 input is applied directly to pin ⑨ of IC1003, and V. SYNC that has been integrated by the integration circuit consisting of R1023 and C1006 is inputted to pin ⑩. The EX-OR operation of the basic circuit described above will cause a positive polarity V. SYNC to be outputted to pin ⑧ (regardless of the polarity of the input V. SYNC).

For example, if a positive polarity V. SYNC is inputted, integration by R1023 and C1006 will cause the input to ⑩ to be nearly L level DC-wise, and the positive polarity

V. SYNC that goes to ⑨ is outputted. If, however, a negative polarity V. SYNC is inputted, integration by R1023 and C1006 will cause the input to ⑩ to be nearly H level DC-wise, and the negative polarity V. SYNC input to ⑨ will be inverted and outputted (as positive polarity signal).

H. SYNC polarity conversion works in the same way, and a positive polarity H. SYNC signal is always outputted.

SYNC signal polarity discrimination

(Auto 16 color/CGA and 64 color/EGA switching)

As described above, IC1003's ⑫ is H or L level depending on the polarity of V. SYNC input. This difference is used to control the RGB decoder IC1004 and automatically switch between 16 and 64 color modes.

DIFFERENCES BETWEEN SYNCS FOR CGA AND EGA		
PC	H. SYNC	V. SYNC
CGA		
EGA		

As shown in the table at left, the difference between the CGA and EGA modes is the polarity of V. SYNC, and mode discrimination can be made by focusing on this difference. (H. SYNC has a positive polarity in both modes, so that it is not used for color mode discrimination.)

⑬ in IC1003 is always grounded and therefore at L level. Thus the output to ⑪ is L or H level depending on the level of the signal at ⑫. The output level at ⑪ is used to

switch Q1001 or Q1006 ON and OFF to switch IC1004's ⑧ M₀ to H or L level.

	PC V SYNC	IC1003 ⑫	Q1001	Q1006	IC1004 ⑧ /M ₀	IC1004 OPERATION
CGA		L	OFF	ON	L	16 COLOR
EGA		H	ON	OFF	H	64 COLOR

(4) D/A Conversion Circuit

A. Function

The D/A conversion circuit converts the color signals (2 bits each) output from IC1004's RGB decoder to analog signals.

B. Circuit Operation

(Only the portion for R signal is shown below. The circuitry for G and B are basically the same.)




Fig. 14

The level (H or L) of the output from IC1004's RGB decoder is used to control the current that flow through Q1007, Q1030 and Q1031 (I_3 , I_2 and I_1 , respectively) which results in control of the total current I_C . This

enables the control of the current flow at four levels, which in turn enables extraction at TPT5 of four levels of voltage as shown below:




Fig. 15

(5) RGB1/RGB2 Signal Select Circuit

A. Function

(Only the portion for R signal is shown below. The circuitry for G and B are basically the same.)

The purpose of this circuit is to select RGB1 or RGB2 mode signal.

B. Circuit Operation




Fig. 16

When the RGB2 input mode is selected, H level is output from **T9 ④**. This H level signal switches Q1010 ON or Q1014 OFF, causing RGB2 (analog) signals to go

via Q1009, Q1001 and Q1015. At this time, RGB1 signals are not outputted because Q1014 is OFF.

(6) G/SYNC Mode Discrimination Circuit

A. Function

Q1035 ~ Q1038 are used to determine whether or not there is a signal input to H. H/V IN terminal and, therefore, whether or not the system is in the G/SYNC mode. Basically, there are three input terminals (R, G/SYNC

and B) in the G/SYNC mode. The G/SYNC mode will not be in effect when there is SYNC signal input to the H. H/V terminal. Thus, only the above mentioned three terminals are used for input in the G/SYNC mode.

B. Circuit Operation




Fig. 17

(7) LINE/Y SYNC Select Circuit

A. Function

Q1047 ~ Q1052 are used to select SYNC between VIDEO SYNC portion of the LINE signal and the Y signal.

B. Circuit Operation




Fig. 18

When S-VIDEO is selected by the input selector switch, H level select signal goes to Q1053's base, which switches Q1053 ON and Q1051 OFF and causes the Y signal that was inputted to Q1052's base to be outputted via Q1050

to IC1011's (12). At this time, Q1048 becomes ON and the LINE signal input to Q1047's base is dropped to ground.

(8) RGB1/RGB2 SYNC select circuit and RGB/VIDEO SYNC Select Circuit

A. Function

The circuitry centered around IC1012 selects either RGB1 SYNC or RGB2 SYNC, and the circuitry centered

around IC1011 selects either RGB SYNC or VIDEO SYNC.

B. Circuit Operation




Fig. 19

As described above, IC1012 selects RGB1 SYNC or RGB2 SYNC. It has another function, which is to select RGB1 SYNC or G/SYNC.

If RGB2 mode selection is made, H level signal from T9 (4) is added as Q1056 ON control signal. This switches Q1056 ON and causes the signal at IC1012's (11) to be at Low level, resulting in an output of RGB2 V. SYNC from (14). RGB2 V. SYNC output from IC1012's (14) is inputed to IC1011's (1). At this time, the control signal from T9 (2) is at Low level and Q1040 is OFF, and therefore IC1011's (11) is at H level and RGB2 V. SYNC input from (1) is output to (15). RGB2 H. SYNC being inputed from IC1011's (5) is outputed from (4) and inputed to (13) because IC1011's (9) is at L level, and then

outputed from (14) because (11) is at H level. For RGB1 SYNC selection, the operation is opposite of the above. Selection of V. SYNC and H. SYNC for G/SYNC or RGB1 are determined based on Q1038's collector level. For G/SYNC, IC1012's (10) is at H level and G/SYNC being input to (1) is outputed from (15). Selection between VIDEO and RGB is determined by the control signal from T9 (2). For VIDEO IC1011's (11) is at L level and the video signals being inputed to (12) is outputed from (14).

	Q1056	Q1040	IC1012	IC1012	Q1039	IC1011	IC1011
	(C)	(C)	(11) (10) (9)	(1) (2) (15) (3) (4) (5) (14) (13) (12)	(C)	(11) (10) (9)	(1) (2) (15) (3) (4) (5) (14) (13) (12)
RGB1 SYNC	H	H	H L L	(2) - (15) (4) - (5) (14) - (13)	L	H H H	(1) - (15) (3) - (4) (14) - (13)
RGB2 SYNC	L	H	L L L	(2) - (15) (4) - (5) (14) - (12)	L	H H L	(1) - (15) (4) - (5) (14) - (13)
G/SYNC	H	H	H H H	(1) - (15) (3) - (4) (14) - (13)	H	H H H	(1) - (15) (3) - (4) (14) - (13)
VIDEO	H	L	H L L	(2) - (15) (4) - (5) (14) - (13)	L	L L H	(1) - (15) (3) - (4) (14) - (13)

(9) Audio Circuit

A. Function

The audio circuit is designed around IC1013, and this circuit generates 1.5W speaker output.

3. 4-system Video Signal Processing Circuit (A-Board)

(1) Block Diagram




Fig. 20

(2) Comb Filter and Signal Switching Circuits

A. Function

The comb filter circuit separates NTSC composite signal to the chrominance (C) signal portion and the luminance (Y) signal portion. The basic operation of this circuit are identical to the corresponding circuit in the earlier model,

and the only difference is that this is now a broad-band filter. Because of the similarity, only the signal switching operation is described.

B. Circuit Operation




Fig. 21

When NTSC video signal is inputed, L level control signal is outputed from the system control IC4201's ①, which is inverted by Q4220 and added to Q4144's base. This switches Q4144 ON and Q4041 OFF, causing the RL4001 relay circuit to be in the open condition. The composite video signal is outputed from Q4001's emitter to the input of Q4002's base via C4002 and L4017. The function of C4002 and L4017 is to help flatten the frequency characteristics of the signal that has gone through the comb filter circuit. The signal output by the comb filter circuit tends to have a slightly higher frequency characteristics, so that C4002 and L4017 are used to lower the frequency characteristics of the filter circuit

input. The NTSC video signal passes through Q4002, Q4042, L4002, Q4003 and Q4004, and its Y signal component is outputed from Q4003's collector and its C signal component is outputed from Q4004's collector. When PAL/SECAM video signal is inputed, the above mentioned relay circuit's RL4001 switches ON and the video signal is added directly (without going through the C4002 and L4017 filter) to Q4042's base. Also in the case of PAL/SECAM, D4001's anode side is at L level and Q4003 and Q4004 are not biased, causing the composite video signal to be outputed via R4019 and R4020.

(3) LINE Input Signal/S-VIDEO Signal Select Circuit

A. Function

The circuit consists of Q4201 ~ Q4206 which selects the C signal component of NTSC/PAL and S-VIDEO signals.

The circuit consisting of Q4011 ~ Q4016 selects the

Y signal component of NTSC/PAL/SECAM and S-VIDEO signal.

The circuit consisting of Q4209 ~ Q4214 selects the C signal component of SECAM and S-VIDEO signals.

B. Circuit Operation




Fig. 22




Fig. 23

(4) Operation of Y Signal Delay Circuit

(4.43 MHz Trap Circuit)

This circuit causes a delay of 1H on Y signal relative to the chrominance signal in order to make the R-Y and B-Y signals.




Fig. 24

(5) Contour Correction Circuit

A. Function

In addition to the conventional secondary differentiation type contour correction, the time base compression type contour correction is used. The later type features contour correction without sacrificing the S/N ratio.

Comparison of secondary differentiation and time base compression type contour correction




Fig. 25

B. Circuit Operation




Fig. 26




Fig. 27

The contour correction applied output waveform from IC4001's ⑩ has natural, sharp pattern.

(6) Color Noise Reduction (CNR) Circuit

A. Function

This circuit removes the noise from the color signal based on the following principle (for SECAM only):

CNR's operating principle




Fig. 28

③ is the waveform that has been differentiated by H.P.F.
 ④ is the (CNR applied) waveform that has been sliced at

a certain (noise component) level width.

⑤ is the waveform that has been integrated by L.P.F.

B. Circuit Operation




Fig. 29

4. Video (RGB) Signal Processing Circuit (B-Board)

(1) Block Diagram




Fig. 30

SECAM signal has 50 Hz frequency so that the H level select signal input to Q4219's base switches Q4219 ON, Q4218 OFF and Q4217 ON which in turn switches IC4203's ⑨ ON causing color signal to pass through the CNR circuit. This results in removal of noise component from the color signal.

(2) RvGvBv/RGB/TEST Signal Select Circuit

This circuit switches between three signals (RGB signal from B1 connector, RvGvBv signal from B2 connector and TEST signal generated by the test pattern generating circuit) according to the input mode selection.

Circuit Operation

(Only the portion of circuit for R is shown because it is exactly same for G and B)




Fig. 31

For example, if the video mode (LINE or S-VIDEO) has been selected as the input mode, an H level select signal is added to Q509 or Q507, switching Q509 ON, Q508 OFF and Q304 ON. This makes the anode side of D302 to be at L level, causing the signal from Q303 to be outputted to the base side of Q305. At this time, the anode sides of D301 and D305 are at H level, suppressing the output of the RGB signal being inputed to Q301 and the TEST signal being inputed to Q308.

(3) Shading correction Circuit

A. Function

Using the H. PARABOLA, H. SAWTOOTH, V. PARABOLA, V. SAWTOOTH correction waveforms, the shading correction circuit performs the following:

- ① Color correctionH. SAWTOOTH waveform
- ② Horizontal direction center and border brightness correctionH. PARABOLA waveform
- ③ Vertical direction and border brightness correctionV. PARABOLA waveform
- ④ Vertical direction up/down brightness correction.V. SAWTOOTH waveform

B. Circuit Operation




Fig. 32

(4) Test Pattern Generator Circuit

This circuit generates two types of test patterns. One test pattern is generated using an internal oscillator and without using any external signal, and the other test

pattern is generated by synchronizing to an external signal.




Fig. 33

Circuit Operation (internal oscillator test pattern generator circuit)




Fig. 34

A 3.58 MHz oscillator is placed between ① and ② of IC503, and its signals are divided within IC503 to generate a cross bar or hatch signal of $f_H = 15.75 \text{ kHz}$ and $f_V =$

60 Hz. Cross bar or cross hatch pattern is selected by applying the selected signal to Q525's base.

Circuit Operation (Test pattern generating circuit

synchronized with external signal.)




Fig. 35

Circuit Operation (Select circuit for internal oscillator

and external signal synchronized test patterns)




Fig. 36

If the TEST PATTERN SW next to the convergence VR block is put in the VIDEO position, H level INT select signal is inputed to Q529's base and IC505's ③ and ④ becomes closed, causing the INT pattern (test pattern generated using the internal oscillator) to be applied to

④ and the output goes to Q531. At this time, EXT pattern (test pattern generated to be synchronized to the external signal) is not outputted because IC505's ① and ② are open.

(5) Clamping Pulse Generation Circuit

A. Function

This circuit generates two types of clamping pulses (back porch clamping pulse and center clamping pulse) and adds them to the shading correction circuit and the contrast/brightness control circuit to stabilize the image.

- ① Back porch clamping pulse ...Clamping pulse for video (Y/C, LINE) and G/SYNC signals.

- ② Center clamping pulseClamping pulse for RGB signal (excluding G/SYNC)




Fig. 37




Fig. 38

B. Circuit Operation





Fig. 39



For video (Y/C, LINE) and G/SYNC, negative polarity pulse is generated from IC512's ⑩. For RGB (except G/SYNC), positive polarity pulse is generated. The negative or positive pulse is differentiated by the generate back porch or center clamping pulse.

Negative Polarity




Fig. 40

(6) H-BLK and V-BLK pulse generation circuits

A. Function

Blanking is performed separately for the video (Y/C, LINE) mode and the RGB mode. Blanking pulses can also be adjusted individually as described below, so that corrections can be made within certain range by adjusting specified VR's if problems are encountered on the screen display due to input signal characteristics.

① For the video (Y/C, LINE) mode

H-BLK and V-BLK can be adjusted independently for the desired blanking position.

Note: Blanking width is fixed.

H-BLK positionR618

V-BLK positionR562 (NTSC)

R560 (PAL/SECAM)

② For RGB (RGB1, RGB2) mode

V-BLK pulse width is variable. H-BLK pulse width is fixed by the horizontal pulse since the operation of the H-BLK circuit is based on horizontal pulse.

V-BLK width control . . R558




Fig. 41

Note: The factory adjusts the following, V-BLK pulse is set to 0.6 msec. V-BLK pulse width is variable, but never adjust it to less than 0.6 msec. Doing so may cause retrace lines to appear to disable complete keystone correction.

H-BLKH-BLK is generated by the H-BLK circuit (a separate circuit) which uses the horizontal pulse (H.P.), so that the H-BLK pulse width is determined by H.P. (5.5 μ sec).

B. Circuit Operation




Fig. 42

The V-BLK pulse is generated by the circuit centered around IC506, and the H-BLK pulse is generated by the circuit centered around IC513. V-pulse is inputed to ④ and V-BLK pulse is outputed from ⑩, both of IC506. H-pulse is applied to ⑤ and H-BLK is outputed from ⑩, both of IC513.

The V-BLK pulse generating circuit adds the VIDEO/RGB and 50/60 control signals to the respective control transistors to switch ON/OFF these transistors for controlling the V-BLK pulses.

Similarly, the H-BLK pulses generating circuit controls the H-BLK pulse output using the VIDEO/RGB and 50/60 control signals. Frequency of the H-pulse depends on the input video signal, and Q545 is switched ON or OFF by the 50/60 control signal to either include or not include R617 in the circuit which enables the discrimination between the H-BLK pulses for PAL/SECAM and NTSC. In the RGB mode, horizontal blanking is done by switching Q361 (R), Q362 (R) and Q363 (R) by H-pulse.

(7) Blankout Circuit

A. Function

This circuit blanks out (darkens) the screen momentarily (approximately 1 second) when the signal input mode is

switched and when the power switch is turned ON.

B. Circuit Operation




Fig. 43

IC507's FF1 triggers by the loading edge of the pulse and FF2 triggers by the trailing edge of the pulse respectively, of the input control signal. C568 and R673 or C570 and

R676, whichever is applicable in a particular case, determines the blankout time (approximately 1 second).

(8) Cutoff Circuit

A. Function

This circuit cuts off CRT's G1 electrode to approximately -160V when deflection circuit stops in order to prevent CRT's burn out. It also cuts off the G1 electrode to

approximately -160V when the power switch is turned OFF.

B. Circuit Operation




Fig. 44

Normally (when image or raster signals are displayed on the CRT screen), Q505 and Q506 are ON with the approximately $0V \sim 1V$ clamping voltage from D509 is added to the CRT's G1 electrode. When the deflection circuit is operating normally, a High level signal is being inputted from B10 connector's ② pin and Q505 and Q506 are ON.

When the deflection circuit stops, the signal from B10's ② changes to L level. When the power switch is turned OFF, C584 causes Q505's base voltage to drop to a negative value (L level). This causes Q505 and Q506 to be turned OFF and $-155V$ to be applied to CRT's G1 electrode, resulting in the cutoff condition.

(9) ABL Circuit

A. Function

For PT-105, the method of controlling the contrast voltage (and not brightness control) is used to achieve ABL control. This circuit is set for a high ABL GAIN (sensitivity) to achieve a constant beam current level. Also by contrast voltage control, RGB drive voltage (in the video mode)

and R, G and B drive voltages (in the RGB mode) are controlled.

Note: For the RGB mode, the drive voltages are set to lower levels than for the video mode (in order to produce well-modulated RGB signal images).

B. Circuit Operation




Fig. 45

Q503's base detects the beam voltage (current) to control Q501 for the purpose of controlling the contrast voltage at IC304's ⑯. The VIDEO/RGB control signal is used to switch Q586 ON and OFF, which determines whether or not to include R713 (500Ω) in the circuit. In the RGB

mode, Q586 is ON so that R713 is included and therefore the contrast control voltage is lower than in the video mode. This causes R, G and B drive voltages to be lower, too.

III. VELOCITY MODULATION (VM) CIRCUIT

A. Function

In the video mode, the input signal (Y-signal) is differentiated to generate a signal that is added to the electron beam controlling velocity modulation (VM) coil (a new coil developed for PT-105). This controls the horizontal scanning speed to follow the brightness variation, improving sharpness of the screen displayed image.

Principle of VM

When a current that has the same waveform as the signal (b) obtained by differentiating the supplied image signal (a) is fed to the VM coil, a magnetic field described by (c) acts on the electron beam. This causes the scanning speed to vary as illustrated by (d) and the on-screen brightness to vary as illustrated by (e). In other words, the horizontal direction sharpness is improved.




Fig. 46

B. Circuit




Fig. 47

IV. CONVERGENCE CIRCUIT (C-Board)

1. Convergence VRs and Their Locations

There are two major types of convergence VRs, namely convergence VRs (user controlled VR) and dynamic con-

vergence VRs (installer adjusted VR). Fig. 48 shows the locations and types of convergence VRs used.




Fig. 48

Supplemental Explanation

- The group of VRs consisting of R280, R281, R225, R269, R336, R337, R489 and R325 the VRs R510 and R511 function only in the video input mode.
- The group of VRs consisting of R282, R283, R252, R253, R338, R339, R308 and R309 and the VRs R507 and R508 function only in the RGB2 input mode.
- Other VRs function in any mode.

2. Dynamic Convergence VRs and Their Functions

- (1) Raster adjustment → Basically, R443, R207, R206, R205 and R497 shown in Fig. 48 are used for raster adjustment.




Fig. 49

(2) Auxiliary VRs for Signal Correction

Raster and dynamic convergence adjustments are made basically using the VRs shown in Fig. 48, but the following auxiliary VRs are provided as well (shown in Fig. 48) as ① through ⑬:

Functions of Auxiliary VRs ① ~ ⑬




Fig. 50

3. Dynamic Convergence Adjustment Procedures

Dynamic convergence adjustment is performed in the sequence shown in the following table (for details, refer to the Installation Manual):



Adjusting Sequence	Signal input at adjusting time Adjusting position	A	B	C	D	E	F	G
		RGB 1	RGB 1	RGB 1	RGB 2	RGB 1	RGB 2	VIDEO
1	COMMON							
2	RGB or VIDEO	RGB 2	RGB 2	VIDEO	VIDEO			
3	VIDEO	VIDEO						

4. Test Patterns for Convergence Adjustment


The following patterns are available for use in convergence adjustment:

- ① Cross hatch pattern by internal oscillator.
- ② Cross hairline pattern by internal oscillator.

③ Cross hatch pattern synchronized to any input signal.
The following table summarizes the purposes and regeneration methods for these test patterns:

		f_H, f_V	Regeneration method	Purposes
①	Cross hatch by internal oscillator	$f_H = 15.75 \text{ kHz}$ $f_V = 60 \text{ Hz}$	(i) Test switch : ON (ii) TEST PATTERN switch: VIDEO 	① Can be used as convergence adjustment pattern for the video mode. ② Enables video mode convergence adjustment without video mode input source. ③ Enables verification of scanning direction.
②	Cross hairline by internal oscillator	$f_H = 15.75 \text{ kHz}$ $f_V = 60 \text{ Hz}$	(i) TEST switch : ON (ii) TEST PATTERN switch: VIDEO 	① Can be used as static convergence adjusting pattern for the video mode.
③	Cross hatch synchronized to input signals	f_H and f_V are identical to the input signal frequencies	(i) TEST switch : ON (ii) TEST PATTERN switch : RGB	Enables convergence adjustment for each input mode (RGB1, RGB2, VIDEO, S-VIDEO) which is selected by the mode switching. (Input signal source must be connected.)

5. Configuration of Convergence Circuit (C-Board)



Fundamental wave generation and stabilization circuit:
This circuit generates the fundamental waves that is necessary for convergence correction.

Fundamental wave dividing circuit:
This circuit generates correction waveforms for the dynamic convergence adjustment VRs (MAIN, SUB (4 corners) and RASTER).

Control circuit:

This circuit receives divided waveforms from the fundamental wave dividing circuit and controls convergence.
This circuit has a switching circuit that selects the control VRs that are functional for the input mode (VIDEO or RGB2) in effect.

6. Block Diagram of Convergence Correction Circuit

Fundamental Wave Generation and Stabilization




Fig. 51




Fig. 51

7. Fundamental Wave Generation and Stabilization Circuit

Seven types of fundamental waveforms are necessary for convergence correction, and the following circuits generate six out of the seven types.

Fundamental waveforms necessary for convergence correction:




Fig. 52

Note: V. SAWTOOTH is generated by the A-board (i.e., not by this circuit).

Circuit Operation

(H. SAW & H. PARA waveform generation and stabilization circuit)





Fig. 53


H-pulse input goes to IC7002's ⑦ to charge or discharge C7019 to generate H. SAWTOOTH waveform (Q7012 and Q7011 make up a constant current circuit). Because fluctuation of the horizontal (H-pulse) frequency causes H. SAWTOOTH waveform's amplitude to fluctuate, feedback is applied from ④ via Q7013 → Q7014 → IC7003 → Q7012 → Q7011 so that the H. SAWTOOTH wave output from IC7002's ⑨ is stabilized at a constant amplitude. Q7013 and Q7014 detects and converts the sawtooth waveform output from ④ to DC voltage and adds the DC voltage to IC7003's ③. This DC voltage is compared with the reference voltage being inputed to IC7003's ②, and the difference is retrieved from ①. (IC7003 is a differential amplifier.) The voltage difference obtained from ① is used to control Q7012 and Q7011 which results in control of the constant current. This series of operation results in the generation of constant amplitude H. SAWTOOTH waveform, which is outputted through Q7010 → IC7002 ⑨, ⑩.

Circuit Operation (bow)



H. SAWTOOTH, H. PARABOLA waveforms are inputted to IC7002 respectively, and converted to H. SAW and H. PARABOLA waveforms which are outputted from ⑯, ⑰.

Circuit Operation (V. PARABOLA waveform)




The H. SAWTOOTH waveform coming from R7026 is converted to H. PARABOLA waveform by the mirror integration circuit which is made up of C7021 and the A4 differential amp between IC7002's ⑬ and ⑭.

This parabolic waveform is unstable so that it is stabilized by the stabilization circuit made up of Q7015, Q7016, Q7017, IC7004, Q7018, Q7019, Q7020, IC7003 and Q7021. Operation of this stabilization circuit is essentially the same as that of sawtooth waveform stabilization circuit described above. The end result of this circuit is the stable H. PARABOLA waveform from Q7021's emitter.

IC7015 is a multiplier IC which multiplies the H. SAWTOOTH waveform at ⑨ based on the reference voltage.

Circuit Operation (bow waveform generation circuit)




H. SAWTOOTH, H. PARABOLA and -V. SAWTOOTH waveforms are inputted to IC7002's ⑪, ⑯ and ⑩, respectively, and converted to matrix waveform elements which are outputted from ⑯, ⑰ and ⑭, respectively. The -V.

SAWTOOTH waveform input to ⑩ has been stabilized by the time it reaches this stage (because of A-board's stabilization function). Thus, there is no stabilization circuit within this portion of C-board.

Circuit Operation

(V. PARABOLA waveform generation circuit)



IC7015 is a multiplier IC, and it generates a parabolic waveform at ③ based on the quadratic relationship between the V. SAWTOOTH waveforms having different levels input to ⑤ and ⑦.


8. Fundamental Wave Dividing Circuit

Division of the fundamental wave into the four corner independent correction waves is performed by a circuit

made up of Q7041 ~ Q7048, Q7077, Q7051 ~ Q7058 and Q7063.


Circuit Operation

(4-corner independent correction wave dividing circuit)



Circuit Operation

(auxiliary VRs correction waveform dividing circuit)



MEMO




Fig. 58




Fig. 59

9. Control Circuit

(1) ALL Mode

In the ALL Mode, the correction waveforms generated by the dividing circuit described above are inputted to and altered by variable resistance circuit (VRs).

Input Correction Waveform	CONTROL VR	Correction Result	CONTROL VR	Correction Result	
	R270 R326		R243 R299		SUB
	R272 R328		R245 R301		
	R273 R329		R246 R302		
	R271 R327		R244 R300		
H.SAW	R248 R304		R275 R331		
H.PARA	R247 R303		R274 R330		
V.PARA	R276 R332		R249 R305		
V.SAW	R277 R333		R250 R306		
H.SAW x V.SAW	① R227 ④ R279 ⑥ R335				Auxiliary VRs
V.SAW	② R226				
H.PARA	③ R224				
H.SAW x V.SAW (H1)	⑤ R251 ⑦ R307				
V1	⑧ R278 ⑨ R334				
H2	⑩ R241 ⑫ R297				
H1	⑪ R242 ⑬ R298				
H.PARA x V.SAW	R206 R1 R3 (VIDEO) (RGB1) (RGB2)				
V1	R205				
					Raster

Fig. 60

(2) VIDEO Mode or RGB2 Mode

The VRs R280 ~ R283, R336 ~ R339, R225, R252, R253, R489, R325, R269 and R308, R309 are set in such a way that they function only in a certain (VIDEO or RGB2) input mode. Analog switches are operated by the input

mode select control signal, and the appropriate correction waveforms for the specific input mode selector are added to these VRs.

Circuit Operation




Fig. 61

In the VIDEO input mode, the input mode select control signal is at H level and added to the base of Q7078 and Q7059. This causes the collector to be at L level and all the analog switches are connected to the L side, so that the correction waveforms being inputted to IC7008, IC7009

and IC7014 are either outputted or not outputted, causing some of the convergence adjusting VRs to function or others, not to function as predetermined for the input mode. In the RGB2 input mode, the select control signal is added to Q7059 to operate analog switches to allow or stop the correction waveforms.

V. HORIZONTAL DEFLECTION CIRCUIT (D-Board)

1. Block Diagram




Fig. 62

2. Automatic Synchronization Circuit (RGB1 & RGB2 Modes)

To enable interfacing computers, the RGB1 and RGB2 modes must include synchronization in a manner that follows the input horizontal frequency (f_H) (15 ~ 37 kHz). The lock-in range for the conventional television type AFC is only about ± 0.7 kHz that range is insufficient to work with computers. Therefore, an automatic synchronization circuit which incorporates not just AFC circuit but also

VCO circuit is used in this model. This automatic synchronization circuit performs closed loop control to match the frequency of the H input SYNC to the frequency (oscillation frequency) at which the deflection coil is driven. A circuit that removes H. SYNC's equalizing pulses is provided immediately before the automatic synchronization circuit to support COMPOSITE SYNC as well.

Circuit Operation




Fig. 63

The automatic synchronization circuit for the RGB mode consists of IC5004, IC5003, IC5001, IC5002, Q5001 ~ Q5004 and IC5011 is the AFC circuit for the VIDEO

model. Q5059 ~ Q5062 switches between VIDEO and RGB modes and provides the deflection driver pulse waveform that is appropriate for the mode selected.

In the RGB mode, the H. SYNC control circuit operates as follows: If the SYNC input from D11 ① is composite signal, IC5004, (H. SYNC equalizing pulse removal circuit) extracts and outputs only H. SYNC signal from ③. The H. SYNC signal outputed from IC5004's ③ is applied to IC5003 and is subjected to phase comparison with the oscillation frequency. IC5001 is a mono-multi circuit, and it adjusts the pulse input from ⑥ (pulse that has passed through IC5003) and the pulse input from ⑧ (pulse that has passed only through IC5004) to fixed width pulses by average value integration and output them to ⑤ and ⑨,

respectively. IC5002 compares the two pulses mentioned above and obtains an error voltage between them. Q5001 ~ Q5004 make up a voltage control circuit, and its operation is based on the error voltage signal outputed from IC5002's ①. The ultimate result of this voltage control circuit is to control IC5003's ⑪ to output from IC5003's ⑧ an oscillation pulse signal that is synchronized to the input signal (H. SYNC).

In the VIDEO mode, the SYNC signal input from D11 ① passes through Q5041 and Q5042 and goes to IC5011's ⑫ via Q5055. IC5011 generates the conventional deflection oscillation and driving pulses.

3. Driving Circuit

This driving circuit is under closed loop control so that

the driving pulse duty is kept constant regardless of the input frequency (f_H).

Circuit Operation




Fig. 64

IC5006 ③ → Q5017 → IC5007 → Q5054 → IC5006 ⑥ make up a closed loop, and they control the driving transistor Q5019's driving pulse at a constant duty independent

of the input frequency (f_H).
Drying pulse to Q5019 (driving transistor)




Fig. 65

4. Amplitude Control Circuit

This circuit controls the deflection current that flows in accordance with the input frequency (f_H) to maintain the screen display area almost constant even when f_H fluctuates. Two circuit elements are used to achieve this. One is a down chopper circuit which causes +B voltage that depends on f_H to be added to the choke coil or the horizontal transistor so that a nearly constant current flows through the deflection coil. The second element is an amplitude control circuit which stabilizes the +B voltage.

Notes:

- *1. Deflection current = +B voltage (horizontal output collector voltage) / [deflection coil inductance (constant) × f_H]
- Examples: If $f_H = 15 \text{ kHz}$, $+B \approx 40V$
If $f_H = 37 \text{ kHz}$, $+B \approx 90V$
- *2. The figure below shows a sample deflection current waveform. When the deflection current is constant, the higher the frequency, the shorter is the display time as shown by t_s' ($t_2 = t_1 = \text{constant}$). In some cases, some display signals may not appear on the screen. Thus, the deflection current level must be varied in accordance with f_H .




Fig. 66

$t_1 = t_2$ (constant)
 T_1 = one cycle when f_H is low
 T_2 = one cycle when f_H is high
 ts and ts' are the signal display times, and their ratio is approximately 70% ~ 80% of the scanning line.

Circuit Operation





Fig. 67

The mono-multi vibrator circuit made up of IC5005 and IC5012 generates a pulse with constant width for driving the down chopper circuit. By maintaining the driving pulse width constant, the voltage control according to f_H can be performed efficiently. (IC5005 has the H. SHIFT function.)



Q5025's emitter voltage waveform

$$f_H \text{ (a)} < f_H \text{ (b)} < f_H \text{ (c)}$$

Fig. 68

Q5072's collector voltage is varied within the range of approximately 40V to 90V according to f_H . Q5072 and Q5073 perform as the regulator transistor that controls the voltage supplied to the horizontal choke coil.

Horizontal pulse dividing capacitors (C5046 ~ C5048 and C5121) are provided on the collector side of H. OUT transistor (Q5020) to enable detection of the horizontal

pulse amplitude. After peak hold and DC conversion by C5055, etc., the detection signal is added to (3) of IC5007 (differential amplifier for error detection). Then it is compared in IC5007 to the reference voltage that is applied to IC5007's (2) to obtain the error voltage. Keystone correction and side pin correction voltages are added to the reference voltage. The error voltage is amplified by Q5064, and Q5043 drives the push-pull circuit made up of Q5072 and Q5073. The output of this push-pull circuit is supplied to the horizontal choke coil for horizontal amplitude, side pin cushion and keystone control.

5. Keystone Correction Circuit

Keystone correction level is controlled in such a way that Keystone distortion does not occur when f_H fluctuates. Amplitude control function controls the +B voltage in accordance with f_H but the size of the V. SAWTOOTH waveform for Keystone distortion correction is controlled in a manner that follows the +B voltage fluctuation (i.e., the size of V. SAWTOOTH waveform added to the reference voltage is varied according to the level of +B voltage).

Circuit Operation




Fig. 69

With Q5057 base voltage becoming the reference voltage and Q5069 base voltage fluctuating in accordance with +B voltage fluctuations. Q5071's emitter potential fluctuates according to the V. SAWTOOTH waveform that is applied

to Q5071's base, causing the voltage difference [V. SAW + (+B voltage)] in the differential amplifier made up of Q5069 and Q5070 to be retrieved from Q5069's collector and added to Q5065's base.

6. Horizontal Linearity Correction Circuit

A coil designed to cause inductance to change in accordance with current changes has been added to the con-

ventional linearity correction coil to provide a linearity correction circuit that responds to f_H fluctuations.

Current/Inductance Converting Coil Characteristics




Fig. 70

Circuit Operation




Fig. 71

Note: L5007 is the current/inductance converting coil.

7. Protection Circuit

D-board includes an abnormal condition detection circuit which is a part of the protection circuitry against abnormal operation. The abnormal conditions detected by this circuit are H. deflection and V. deflection circuit abnormalities.

Circuit Operation




Fig. 72

Q5036 detects the horizontal amplitude and switches OFF when the amplitude drops to approximately 1/2. Q5037 detects the vertical amplitude and switches OFF when the amplitude drops to approximately 60%. Thus, Q5038 switches ON when either or both Q5036 and Q5037 switches OFF to detect an abnormal condition. When this occurs the LED D5037 turns ON.

8. Control VRs

The following table lists the adjusting VRs (for use by servicing personnel) in the H. deflection circuit:

Mode	Description	VR NO.
VIDEO	H. SIZE	R5116
RGB1	H. SIZE	R5113
RGB2	H. SIZE	R5120
NTSC	H. HOLD	R5220
PAL/SECAM	H. HOLD	R5221

VI. VERTICAL DEFLECTION CIRCUIT (A-Board)

1. Block Diagram




Fig. 73

2. SYNC Separation and Synchronization Circuits

A circuit configuration that can support the different inputs of separate V. SYNC and composite SYNC (H/V) in the RGB mode and composite video (H/V/SIGNAL) in the VIDEO mode is used.

The lock-in ranges on V. SYNC are as follows:

Separate SYNC 50 ~ 100 Hz

Composite SYNC 50 ~ 100 Hz

Composite VIDEO 50 or 60 Hz

Circuit Operation




Fig. 74

In the case of separate SYNC, C4705 is discharged by ON/OFF operation of Q4703 and Q4702 to achieve V. synchronization. In the case of composite VIDEO (H/V/SIGNAL) mode, the input signal goes to IC4702's ⑯, passes through the SYNC separation circuit in IC4702, and the V. component discharges C4705 which is connected to ⑭ to achieve V. synchronization. In the case of composite SYNC (H/V), the input signal goes to ⑯, and SYNC (H/V) is outputted by the SYNC separation circuit

to ⑯. The circuit segment made up of Q4705 ~ Q4707 is the H/V separation circuit, and it extracts only the V. SYNC component from the SYNC signal output from IC4702's ⑯. This V. SYNC signal travels via Q4702 to discharge C4705 and achieve V. synchronization.

VIDEO/RGB control signal is applied to Q4702's base to isolate the H/V separation circuit and the Q4702 circuit in the VIDEO mode.

Note: For the H/V separation circuit (Q4705 ~ Q4707), R4770 and C4726 serve as the V. SYNC extracting integration circuit.

3. Vertical Sawtooth Generation Circuit

The +V. and -V. SAWTOOTH waveforms for convergence corrections are also generated within the A-board. This is done using the V. OUT (V. SYNC) pulse output from

IC4702's ⑫ . Constant amplitude (independent of f_V) V. SAWTOOTH waves are generated by maintaining constant V. SIZE by open loop circuit configuration.

Circuit Operation




Fig. 75

The V. OUT signal outputted from IC4702's ⑫ goes to Q4701 and IC4704's ②. IC4704 is a mono-multi IC, and it generates constant width pulse (6 ~ 7 msec.) . This pulse signal is smoothed by C4734 and C4735, and then f_V to DC voltage conversion is performed to generate V_1 . V_1 is inverted by IC4705's ⑤ ~ ⑦ to generate 0 V_1 . Then, the integration circuit made up of R4803 and C4742 generates V. SAWTOOTH wave (scanning portion of V. deflection) (y). The circuit segment consisting of IC4706 and Q4719, Q4720 is the retrace time generation block, and it generates the retrace portion by discharging C4762 by the V. SYNC signal output from Q4701.

The signal from IC4706's ⑦ is inverted to output +V. SAWTOOTH and -V. SAWTOOTH waveforms.

Note: Constant V. SIZE operation = y
 $y = (1/CR) (V_1 T) = (1/CR) (V_1/f_V)$

$$f_1/f_V = \text{constant} \Rightarrow y = \text{constant}$$

$$* T = 1/f_V$$

$$* R = R4803$$

$$* V_1 = \text{function of } f_V \\ (\text{Large if } f_V \text{ is high;} \\ \text{Small if } f_V \text{ is low})$$

4. Vertical Pulse Amplification circuit

To shorten the retrace time for vertical deflection, the conventional single power supply (+B voltage) method

was changed to the dual power supply method. The new method supplies +160V during retracing and +116V during scanning.

Circuit Operation




Fig. 76

The V. OUT signal from IC4702's (12) goes to IC4701 (mono-multi) to adjust the pulse width to the constant value (1 msec). This pulse width is used as the retrace time

to turn Q4710 ON and cause +160V to be applied to R4735. The time when Q4710 is OFF is treated as the scanning time, and +116V is applied to R4735 during this time.

5. Vertical Deflection Output Circuit

This output circuit is a closed loop circuit that uses operational amplifier (differential amplifier) to control

V. deflection according to the input signal (f_V) and installation condition (e.g., ceiling mounted, floor setting, etc.)

Circuit Operation




Fig. 77

Reference signal made up of V. SIZE, DC BIAS and V. LIN waveforms and voltage all superimposed on each other is applied to IC4703's (2) and compared with the signal from the deflection current (input to (3)) monitor resistor R4758. Loop control is performed to match (2) and (3). C4722 is a boost trap capacitor to accelerate rise of DY application voltage during retrace time.

Note: i waveform (deflection current waveform)




Fig. 78

6. Protection Circuit

An abnormal condition detection circuit is included in the A-board to stop high voltage application when vertical amplitude becomes too small to prevent burning the CRT.

The protector is activated when the V. SIZE drops to approximately 55%.

Circuit Operation




Fig. 79

VII. HIGH VOLTAGE CIRCUIT (E-Board)

1. Block Diagram




Fig. 80 Note: This mark indicates presence of adjusting VR for "factory adjustment only".

2. Overview of High Voltage Circuit

Differences from conventional high voltage circuit:

New features: ① Automatic adjustment to f_H in the range of 15 ~ 37 kHz. [F.B.T. switching pulse is used, but +B voltage is varied according to frequency to maintain constant high voltage (when +B voltage and F.B.T.'s L is kept constant, high voltage level drops if f_H rises).]

Note: Relation between high voltage and f_H :

$$\text{High voltage} = \frac{+B \cdot \left(\frac{t_H}{t_R} \right)}{\sqrt{L.C}} \cdot \frac{+B \cdot \left(\frac{1}{f_H} \right)}{\sqrt{L.C}}$$

* Variable +B method is used.




Fig. 81

- ② High voltage drive OFF time is maintained constant regardless of f_H value.

Performance improvements:

- ① Improved dynamic regulation (raster distortion). [Implemented by changing high voltage capacitor from 1500pF to 5500pF and using a power limiter circuit.]
- ② Use of LED in protector circuit. (LED lights up when the protector is activated.)

3. Power Limiter Circuit and Down Chopper Circuit

These circuits monitor and control power consumption (beam current level) to a load factor within certain level so that raster distortion will not occur. The control method used is monitoring of current (on FBT's primary side) (by

linked operation of the current detection circuit with a mono-multi circuit and down chopper circuit). Linked operation of the mono-multi circuit and the down chopper circuit also generates the +B voltage whose level is tied to f_H .

Circuit Operation





Fig. 82

- When the 210V P_W is small

The pulse width t_W () of output from ⑥ of IC6002 (mono-multi) is determined by D6033's ② side +B voltage and the time constant of R6041 and C6040. The period of the H-pulse that is input to IC6002's ② depends on f_H , but the width t_W of the pulse output

from ⑥ is independent of f_H (period will be different). The down chopper circuit is driven by the pulse from IC6002's ⑥, and the output voltage is used as the +B voltage of the EHT regulator transistor. Therefore, the down chopper output voltage varies depending on the duty ratio of the output waveform from IC6002's ⑥.

t_W	Down chopper ON duty	Output voltage	When f_H is constant and t_W fluctuates.
Broad	Large	Large	
Narrow	Small	Small	When t_W is constant and f_H fluctuates.
f_H	Down chopper ON duty	Output voltage	
High	Large	Large	
Low	Small	Small	

- When the +210V P_W reaches 90W (upper limiting power level) (current through R6113 reaches 0.43A)

The voltage waveform generated by the current flowing through the current detection resistor R6113 (5.6Ω) is amplified by Q6032 and then rectified by C6053. If P_W on the +210V line rises to 90W, the C6053 rectified voltage level rises and is supplied via Q6033 → Q6034 → D6033's ①




Fig. 83

to R6041. This raises C6040's integration rate and shortens t_W (), causing the down chopper output voltage to fall which reduces power consumption loss through the EHT regulator. This results in reduction of P_W , thereby controlling P_W on the +210V line at no more than 90W (current through R6113 is controlled at 0.43A maximum).




Fig. 84

How the power limiter circuit improves the raster distortion characteristic

1. Principle of raster distortion correction




Fig. 85

As the beam current rises, high voltage output power rises and the high voltage level drops. At this point, the series regulator's emitter voltage goes up to raise the high voltage level to offset its fall and prevent raster spreading. The size of the series regulator's required emitter voltage rise is proportional to the high voltage output power up to the maximum collector voltage. Thus, the maximum high voltage output power value while still maintaining the high voltage level stability can be raised by raising the series regulator's V_{C-E} voltage.

2. Why raster distortion still occurs when raster distortion correction is performed using a series regulator ?




Fig. 86

3. How the power limiter circuit improves raster distortion ?

Raster distortion on the window pattern described above can be improved by simply raising the series regulator's collector voltage, but that will increase the supply power level when the average beam current is at maximum because the series regulator's loss increases. The power limiter circuit improves the raster distortion problem without increasing the series regulator's loss. As described above, the series regulator's voltage is high, the average beam

In case of window pattern signal as illustrated at left involving an average beam current that is not large enough to activate the ABL circuit but the cathode driving is at maximum, the instantaneous high voltage output power for the brightness section becomes maximum and the series regulator's V_{C-E} voltage becomes saturated, making it impossible to perform high voltage correction and causing the high voltage level to drop and raster to spread.

current is large and the series regulator's loss is large for a pattern that requires small average beam current and the series regulator's loss is small but raster distortion is significant. But, for a pattern that does not cause significant raster distortion, the series regulator's collector voltage drops (because the ABL circuit is activated and the cathode driving is suppressed) so that raster distortion can be corrected without having to increase the supply power level (to compensate for series regulator's loss).

VIII. POWER SUPPLY CIRCUITS (K-, P1-, P2-, P3-Board)

1. Block Diagram




Fig. 87

2. Features

The basic circuitry is same as that used in the PT-101 series models. The differences are as follows:

- ① AC rectifying method. Voltage multiplying rectification
- ② Free-run (non-synchronized) method 63 kHz switching frequency is raised to achieve compact design.
- ③ Three internal switching converters
- ④ Standby display and operating status display using 2-color LED unit.
 - Standby display. Red
 - Operating status display. Green

3. Switching Converter Circuit (IC9101)

① 63 kHz oscillation circuit

AN5905S in each of IC9101, IC9201 and IC9301 (THH11505AZ) has a PLL oscillator circuit built-in, and the resistance between ⑯ and Vcc is functionally trimmed within the IC to set the free-run frequency at 62.936 kHz.

The ⑯ terminal (trigger terminal) of IC9101 (as well as IC9201 and IC9301) is grounded to enable free-run operation.

② Soft start function

When the power switch is turned ON, the load is small so that application of broad width output pulse to the drive circuits and the output transistors (Q9102, Q9103, Q9101) could damage the transistors. Therefore, a 16V/10 μ F capacitor is connected to AN5905S's ②, and its charging process is used to narrow the output pulse's width (because charging voltage is low when the power switch is turned ON). After a certain length of time, this capacitor's charging voltage rises to a high level, and this voltage is used to maintain a constant width of the output pulse (normal operation time).




Fig. 88

4. Switching, Driving and Output Circuits

Measures are taken on these circuits, too, to avoid overheating and under-driving of the output transistor when the voltage drops. When voltage drops, the secondary side will be exposed to a constant load so that the collector

current increases. But, as long as the transistor's base current stays constant, under-driving occurs. Therefore, the base current must be varied.

Circuit Operation




Fig. 89

The collector current that flows through the output transistor's Q9101 is detected by T9101 and feed back is applied to the base side of Q9101 via Q9102 and Q9103.

This increases Q9101's base current and makes the collector current to flow more easily, thereby preventing the transistor to overheat or becoming under-driven.

5. Protection Circuit

AN5905S in IC9101 (as well as IC9201 and IC9301) has two types of protector circuit:

Protector 1: This circuit is activated for transient problems such as instantaneous overloading.

It narrows the output pulse width and absorbs the abnormal voltage.

Protector 2: This circuit is activated for severe overloading problems caused by load shorting, etc.

It stops the oscillation circuit for switching pulse generation. At the same time, it resets soft start (by discharging the capacitor for soft start).

Circuit Operation




Fig. 90


The collector current flowing through Q9101 is detected by R9106 to apply feedback to the IC9101 side to control AN5905S's oscillation circuit, thereby enabling the operations described above.

6. Listing of +B Line Voltages by Circuits

Circuit Name		P1 block	P2 block	P3 block
Horizontal deflection	Output			+116V
	Process		+15V	+30V
Vertical deflection	Output		+160V +116V	
	Process		+15V	+30V -28V +8V -9V
High voltage	Output	+210V		
	Process		+15V	+30V
Signal	4 system		+15V	
	RGB		+15V	+30V
	Output		+210V	
VM			+116V +15V	+30V
DF			+600V	+30V
Convergence				+30V -28V +8V -9V +15V
Other	Adj. lamp Fan (22) LED (green)	+16V +16V	+15V	
Maximum output power		101W	74W	114W

IX. FLOW CHART FOR TROUBLE SHOOTING


1. Power Supply




Possible cause of fuse broken

Q9101, Q9301 (Sw Tr.), Q9103, Q9303 short circuit.


[Sequence 1]




[Sequence 2]




POWER SUPPLY CIRCUIT




+B Voltage System Diagram



2. Signals




3. Horizontal and Vertical Deflections




* Often, the vertical deflection problem involves the upper half portion not being outputted.

This is almost always due to breakage of the $68\Omega/3W$ fuse resistor R4735.

[Section A]



4. High Voltage



X. SCHEMATIC DIAGRAM

IMPORTANT SAFETY NOTICE

THE SHADED AREA ON THIS SCHEMATIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION, FIRE AND ELECTRICAL SHOCK HAZARDS. WHEN SERVICING, IT IS ESSENTIAL THAT ONLY MANUFACTURER'S SPECIFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SHADED AREAS OF THE SCHEMATIC.

NOTE:

1. RESISTOR

All resistors are carbon 1/8W resistor, unless otherwise noted the following marks.
Unit of resistance is OHM (Ω), (K = 1,000, M = 1,000,000).

- | | |
|------------------------|-------------------------|
| \triangle : Solid | \otimes : Fuse |
| \square : Wire Wound | \bullet : Metal Oxide |
| (F) : Non-Flambe | (L) : Lead Less Type |
| (C) : Fixed Metal Film | |

2. CAPACITOR

All capacitors are ceramic 50V capacitor, unless otherwise noted the following marks.
Unit of capacitance is μF , unless otherwise noted.

- | | |
|-----------------------------|--------------------------------------|
| --- : Electrolytic | (O) : Titanium Oxide |
| (NP) : Bipolar | (●) : Temperature Compensation |
| (Z) : Z Type | (M) : Polyester |
| (T) : Dipped Tantalum | (X) : Polypropylene |
| (TF) : TF Type | (\square) : Metallized Polyester |

3. COIL

Unit of inductance is μH .

4. TEST POINT

- (●) : Test point position

5. VOLTAGE MEASUREMENT

Voltage is measured by a VTVM receiving colour bar signal, when all customer's controls are set to the maximum position.


6. When arrow mark (\nearrow) is found, connection is easily found along with the direction of an arrow.

7. When schematic diagram of a board is described in more than two places, they are encircled with dotted line.....


8. Video Signal
 R, G, B Signal
 H/V, H, V Pulse


9. This schematic diagram is the latest at the time of printing and subject to change without notice.


WAVEFORM PATTERN TABLE




C-BOARD Section













C-BOARD
TNP100741AZ





P1/P2/P3-BOARD Sections







D/DF/DR1/DR2/HO/HI-BOARD Sections







A/R/TR1/TR2-BOARD Sections










B-BOARD Section









Y/S/T-BOARD Sections












- BOARD
NP100738

C4/VM/VMR/VMG/VMB/K/LR/LG/LB-BOARD Sections



ARD
B1ZAARD
B0ZAARD
B9ZA



E/I/EC/EO/ER-BOARD Sections

